Rocksolid Light

Welcome to novaBBS (click a section below)

mail  files  register  newsreader  groups  login

Message-ID:  

"He's the kind of man for the times that need the kind of man he is ..."


interests / soc.culture.china / The EU adopts the RISC-V architecture on supercomputers

SubjectAuthor
o The EU adopts the RISC-V architecture on supercomputersWorld-News2100

1
The EU adopts the RISC-V architecture on supercomputers

<siso0a$t85$1@dont-email.me>

  copy mid

https://novabbs.com/interests/article-flat.php?id=5437&group=soc.culture.china#5437

  copy link   Newsgroups: soc.culture.china
Path: i2pn2.org!i2pn.org!eternal-september.org!reader02.eternal-september.org!.POSTED!not-for-mail
From: m1...@m1.com (World-News2100)
Newsgroups: soc.culture.china
Subject: The EU adopts the RISC-V architecture on supercomputers
Date: Mon, 27 Sep 2021 11:29:14 -0400
Organization: A noiseless patient Spider
Lines: 52
Message-ID: <siso0a$t85$1@dont-email.me>
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 7bit
Injection-Date: Mon, 27 Sep 2021 15:29:14 -0000 (UTC)
Injection-Info: reader02.eternal-september.org; posting-host="40f3aad8484607567ee9693142b3593e";
logging-data="29957"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1/bBFj8aAn0oA9VkrdK3TcF"
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101
Thunderbird/78.14.0
Cancel-Lock: sha1:t/LRelDiv4mtjmOTKDZ3/18hHZg=
Content-Language: en-US
X-Mozilla-News-Host: news://news.eternal-september.org:119
 by: World-News2100 - Mon, 27 Sep 2021 15:29 UTC

Hello,

I am a white arab from Morocco, and i think i am smart since i have also
invented many scalable algorithms and algorithms..

The EU adopts the RISC-V architecture on supercomputers, the 22nm chips
have passed the first tests, by executing a "hello world" program

Read more here:

https://translate.google.com/translate?hl=en&sl=auto&tl=en&u=https%3A%2F%2Fhardware.developpez.com%2Factu%2F318703%2FL-UE-adopte-l-architecture-RISC-V-sur-supercalculateurs-les-puces-de-22-nm-ont-passe-les-premiers-tests-en-executant-un-programme-hello-world%2F

More of my philosophy about SiFive P550 with RISC-V CPU and more..

I invite you to read the following interesting news that says
that Intel is Looking to Acquire SiFive for $2B:

https://www.eetasia.com/intel-looking-to-acquire-sifive-for-2b/

Since i think that Intel also wants to acquire SiFive since it wants
to dominate much more in the smartphone market since SiFive CEO predicts
RISC-V smartphones, servers within five years, read it here:

https://bit-tech.net/news/tech/cpus/sifive-ceo-predicts-risc-v-smartphones-servers-within-five-years/1/

RISC-V also has a weak memory ordering by default, with TSO (like x86)
as an optional feature.

You can notice it here on the wikipedia:

https://en.wikipedia.org/wiki/Memory_ordering

So i think all my software products that are compatible with x86 TSO
hardware memory model will be compatible with RISC-V TSO hardware memory
model.

And read the the following news so that to notice that SiFive P550 with
RISC-V is superior in performance to ARM Cortex-A75:

https://arstechnica.com/gadgets/2021/06/sifives-brand-new-p550-is-one-of-the-worlds-fastest-risc-v-cpus/

And read the following:

Intel to Create RISC-V Development Platform with SiFive P550 Cores on
7nm in 2022

https://www.anandtech.com/show/16780/intel-to-create-riscv-development-platform-with-sifive-p550-cores-on-7nm-in-2022

Thank you,
Amine Moulay Ramdane.


interests / soc.culture.china / The EU adopts the RISC-V architecture on supercomputers

1
server_pubkey.txt

rocksolid light 0.9.81
clearnet tor